An Interval Logic for RealTime System Specication